|
|
Overview
The multi-lane Synopsys Multi-Protocol 32G PHY IP is part of Synopsys’ high-performance multi-rate transceiver portfolio for high-end networking and
cloud computing applications. The PHY is small in area and provides a low active and standby power solution that supports multiple electrical standards, including PCI Express® (PCIe®) 5.0, 1G to 400G Ethernet, Cache Coherent Interconnect
cloud computing applications. The PHY is small in area and provides a low active and standby power solution that supports multiple electrical standards, including PCI Express® (PCIe®) 5.0, 1G to 400G Ethernet, Cache Coherent Interconnect
Please sign in to view full IP description :
Tech Specs
| Part Number | dwc_32g_phy_samsung |
| Short Description | 32G PHY in Samsung (10nm, 8nm, 4nm, 5nm, SF2) |
| Provider | |
| Maturity | Available on request |
| Foundry | AMS, Samsung |
| Geometry nm | 2, 4, 5, 8, 10 |
| Target Process Node | Samsung 10nm, 8nm, 4nm, 5nm, SF2 - LPP, LPU, LPE, SF2 |