|
Overview
UMC 0.18um Logic process high density, Low Power, mini area, Single Port SRAM compiler.
Please sign in to view full IP description :
Tech Specs
Part Number | FSA0L_D_SL |
Short Description | Single Port SRAM Compiler IP, 4.0um2 bit cells, High density, Low Power, UMC 0.18um LL process |
Provider | |
Foundry | UMC |
Geometry nm | 180 |
Target Process Node | UMC 180nm LL |