Search Silicon IP  
Foundry
 AMS  CSMC  Dongbu
 Fujitsu  GlobalFoundries  GSMC
 HHGrace  IBM  IDM
 LFoundry  MXIC  POWERCHIP
 Samsung  Silterra  SMIC
 STMicroelectronics  TowerJazz  TPSCo
 TSMC  UMC  VIS
 XFAB
Geometry
 2 nm  3 nm  4 nm  5 nm  6 nm  7 nm
 8 nm  10 nm  11 nm  12 nm  13 nm  14 nm
 15 nm  16 nm  18 nm  20 nm  22 nm  25 nm
 28 nm  35 nm  40 nm  45 nm  54 nm  55 nm
 63 nm  65 nm  80 nm  85 nm  90 nm  95 nm
 108 nm  110 nm  130 nm  135 nm  140 nm  150 nm
 152 nm  153 nm  160 nm  180 nm  220 nm  250 nm
 280 nm  300 nm  350 nm  400 nm  450 nm  500 nm
 1340 nm  1370 nm
OK
412 Silicon IP

1
LPDDR4 Controller Core
LPDDR4 Memory Controller Core

2
LPDDR5 Controller Core
LPDDR5 Memory Controller Core

3
ONFI 5.0 Controller
ARASAN-DIP-ONFI5

4
ONFI 5.0 PHY
ARASAN-AIP-ONFI5

5
SD 4.1 / SDIO 4.0 / eMMC 5.1 Host Controller
ARASAN-DIP-SD41-eMMC51-HST

6
DDR4 Memory Controller
DDR4 Memory Controller

7
GDDR6 Memory Controller
GDDR6 Memory Controller

8
HBM2/2E Memory Controller Core
HBM2/2E Memory Controller

9
HBM3E/3 Memory Controller
HBM3E/3 Memory Controller

10
ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 16nm
ARASAN-DIP-ONFI41-16nm

11
eMMC 5.1 Host Controller
ARASAN-DIP-eMMC5-Host

12
DDR3 Memory Controller
DDR3 Memory Controller

13
Windows & Linux Drivers for the DMA Core
DMA Driver

14
ONFI 4.0 NAND Flash Controller & PHY
ARASAN-DIP-ONFI40

15
ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 12nm
ARASAN-DIP-ONFI41-12nm

16
ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
ARASAN-DIP-ONFI41-28nm

17
eMMC 5.1 Device Controller
ARASAN-DIP-eMMC5-DEV

18
eMMC 5.1 HS400 PHY and I/O Pads in TSMC 28HPM-NS
ARASAN-AIP-eMMC5-28HPM-NS

19
SD 3.0 / SDIO 3.0 / eMMC 5.0 Host Controller
ARASAN-DIP-SD3-eMMC5-Host

20
DDR4 multiPHY in Samsung (14nm)
dwc_ddr4_multiphy_samsung

21
DDR4 multiPHY in TSMC (28nm)
dwc_ddr4_multiphy_tsmc

22
DDR4/3 PHY in Samsung (14nm, 11nm, 10nm, 8nm)
dwc_ddr4_ddr3_phy_samsung

23
DDR4/3 PHY in TSMC (12nm, 16nm, 7nm)
dwc_ddr4_ddr3_phy_tsmc

24
DDR5/4 PHY in Samsung (10nm, 8nm, 7nm)
dwc_ddr54_phy_samsung

25
HBM3 Controller IP is optimized for power, latency, bandwidth, and area, supporting the JEDEC HBM3 standard
dwc_hbm3_controller

26
IP Prototyping Kits for USB, DDR, MIPI, PCI Express protocols
dwc_ip_prototyping_kits

27
Low-power SD/eMMC host controller IP provides advanced high-performance 32- and 64-bit AXI interface to the SoC
dwc_sd_emmc_host_controller

28
LPDDR4 multiPHY V2 in Samsung (14nm, 11nm, 10nm, 8nm)
dwc_lpddr4_multiphy_v2_samsung

29
LPDDR4 multiPHY V2 in TSMC (28nm, 22nm, 16nm, 12nm)
dwc_lpddr4_multiphy_v2_tsmc

30
LPDDR4X multiPHY in TSMC (16nm, 12nm,N7, N6)
dwc_lpddr4x_multiphy_tsmc

31
Pre-verified Interface IP Subsystems reduce design risk and accelerate time-to-market
dwc_interface_ip_subsystems

32
SD/eMMC in TSMC (28nm, 16nm, 12nm, N7, N6)
dwc_sd_emmc_tsmc

33
DDR3 PHY - GLOBALFOUNDRIES 12nm
DDR3 PHY - GLOBALFOUNDRIES 12nm

34
DDR4 Multi-modal PHY - GLOBALFOUNDRIES 12nm
DDR4 Multi-modal PHY - GLOBALFOUNDRIES 12nm

35
DDR4 PHY - GLOBALFOUNDRIES 12nm
DDR4 PHY - GLOBALFOUNDRIES 12nm

36
DDR4/3L PHY for TSMC
DDR4/3L PHY for TSMC

37
DDR5/4 PHY for Samsung
DDR5/4 PHY for Samsung

38
DDR5/4 PHY for TSMC 16nm
DDR5/4 PHY for TSMC 16nm

39
DDR5/4 PHY for TSMC 7nm
DDR5/4 PHY for TSMC 7nm

40
DDR5/4/LPDDR5/4X PHY for TSMC
DDR5/4/LPDDR5/4X PHY for TSMC

 | 
 Previous Page
 |  1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | ... | 
Next Page 
 | 

 Back


I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.