You are here : Memory Controller & PHY > DDR > DDR PHY

DDR4/3 PHY in TSMC (12nm, 16nm, 7nm)

Overview

The Synopsys DDR4/3 PHY is a complete physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applications requiring high-performance DDR4/DDR3/DDR3L SDRAM interfaces operating at up to 3200 Mbps. LPDDR4 support is available in the Synopsys LPDDR4 multiPHY. The Synopsys DDR4/3 PHY is ideal for systems that require high-speed DDR3/ 4 performance requiring high capacity memory solutions, typically using registered and load reduced memory modules (RDIMMs and LRDIMMs) with up to 16 ranks. Direct SDRAM on PCB systems are also supported.
Optimized for high performance, low latency, low area, low power, and ease of integration, the Synopsys DDR4/3 PHY is provided as a hard DDR PHY that is primarily delivered as GDSII including integrated application-specific DDR4/3 I/Os. Supporting the GDSII-based PHY is the RTL-based PHY Utility

Tech Specs

Part Numberdwc_ddr4_ddr3_phy_tsmc
Short DescriptionDDR4/3 PHY in TSMC (12nm, 16nm, 7nm)
Provider
Maturity Available on request
FoundryTSMC
Geometry nm8, 10, 11, 14
Target Process Node14nm, 11nm, 10nm, 8nm - FFC, FFPGL, FF
I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.