SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Memory Controller & PHY > DDR > DDR PHY

LPDDR5 Controller Core

Overview

Rambus Low Power Double Data Rate 5 (LPDDR5) Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability.

Please sign in to view full IP description :

Tech Specs

Part Number	LPDDR5 Memory Controller Core
Short Description	LPDDR5 Controller Core
Provider
Target Process Node	Any