|
Overview
The Synopsys LPDDR4 multiPHY is Synopsys’ second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-in-package applications requiring high-performance LPDDR4, LPDDR3, DDR4, DDR3, and/or DDR3L SDRAM interfaces operating at up to 4,267 Mbps.
With multiple interfaces, the LPDDR4 multiPHY can, for example, be used in a mobile application such as a smartphone that requires high-performance LPDDR4 mobile SDRAM support and also used in a larger form factor budget tablet application requiring DDR4 or DDR3 SDRAMs.
With multiple interfaces, the LPDDR4 multiPHY can, for example, be used in a mobile application such as a smartphone that requires high-performance LPDDR4 mobile SDRAM support and also used in a larger form factor budget tablet application requiring DDR4 or DDR3 SDRAMs.
Please sign in to view full IP description :
Tech Specs
Part Number | dwc_lpddr4_multiphy_v2_samsung |
Short Description | LPDDR4 multiPHY V2 in Samsung (14nm, 11nm, 10nm, 8nm) |
Provider | |
Maturity | Available on request |
Foundry | AMS, Samsung |
Geometry nm | 8, 10, 11, 14 |
Target Process Node | Samsung 14nm, 11nm, 10nm, 8nm - LPP |