|
Overview
UMC 40nm LP Logic process Single Port SRAM compiler LVT with row redundancy.
Please sign in to view full IP description :
Tech Specs
Part Number | FSH0L_B_SHREDLVT |
Short Description | Single Port SRAM Compiler IP, Support Repair Features, UMC 40nm LP process |
Provider | |
Foundry | UMC |
Geometry nm | 40 |
Target Process Node | UMC 40nm LP |