www.design-reuse-embedded.com

SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Memory Controller & PHY > SDRAM Controller

Single Port SRAM Compiler IP, UMC 28nm HLP process

Overview

UMC 28nm HLP Logic process LVT synchronous high density Single Port SRAM memory compiler.

Please sign in to view full IP description :

Tech Specs

Part Number	FSJ0L_B_SHLVT
Short Description	Single Port SRAM Compiler IP, UMC 28nm HLP process
Provider
Foundry	UMC
Geometry nm	28
Target Process Node	UMC 28nm HLP