|
|
Overview
Integer PLL combines low area with wide range and very low jitter for clocking AFEs and providing reference sources for High-speed serial links
Please sign in to view full IP description :
Tech Specs
| Part Number | PLLTS40LPLJINT |
| Short Description | Ultra-Low-jitter Ring PLL |
| Provider | |
| Maturity | GDS2 |
| Foundry | TSMC |
| Geometry nm | 28, 40, 55 |
| Target Process Node | TSMC 28nm, 40nm, 55nm |