|
Overview
Input 400M-1600MHz, output 400M-1600MHz, all digital slave delay line of FXADDLL340HH0L to generate 25% delay in period of FREF, UMC 40nm LP/RVT Logic Process.
Please sign in to view full IP description :
Tech Specs
Part Number | FXDCDL344HH0L |
Short Description | Input 400M-1600MHz, output 400M-1600MHz, all digital slave delay line of FXADDLL340HH0L to generate 25% delay in period of FREF, UMC 40nm LP/RVT Logic Process. |
Provider | |
Foundry | UMC |
Geometry nm | 40 |
Target Process Node | UMC 40nm Logic/Mixed Mode LP |