|
Overview
Input 20M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL; UMC 55nm EFLASH/EE2PROM ULP RVT LowK Logic Process
Please sign in to view full IP description :
Tech Specs
Part Number | FXPLL360HF0G |
Short Description | Input 20M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL; UMC 55nm EFLASH/EE2PROM ULP RVT LowK Logic Process |
Provider | |
Foundry | UMC |
Geometry nm | 2, 55 |
Target Process Node | UMC 55nm eNVM EFLASH/EE2PROM/uLP-SPLIT GATE |