SEARCH IP
- - Categories
  - RISC-V
  - Embedded Processing
  - 5G, 3GPP LTE IP
  - IoT IP
  - Artificial Intelligence IP
  - Automotive IP
  - Space and Avionics
  - Security IP
  - Audio & Video IP
- - Design Platforms
  - Monitoring and Verification
  - SoC Design Services
  - Find your best SoC design partner
Partner Videos
D&R Events
- - IP-SoC Days 2024
  - IP-SoC Days 2023
  - IP-SoC Days 2022
  - IP-SoC Days 2021
  - IP-SoC Days 2020
  - IP-SoC 2023
  - IP-SoC 2022
  - IP-SoC 2021
  - IP-SoC 2020
NEWS

You are here : Memory & Logic Library > Standard cell

12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)

Overview

SESAME BiV 40 uLP a new thick oxyde based standard cell library for ultra low leakage logic design and/or direct battery connection through the use of a patented flip flop.

Please sign in to view full IP description :

Tech Specs

Part Number	SESAME-BiV_TSMC_40nm_uLP
Short Description	12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
Provider
Maturity	Pre-silicon
Foundry	TSMC