|
Overview
The multi-channel Synopsys PHY IP for PCI Express® 4.0 includes Synopsys’ high-speed, high-performance transceiver to meet today’s applications’ demands for higher bandwidth. The PHY’s cost-effective solution meets the needs of today’s high-speed chip-to-chip, board-to-board, and backplane interfaces while being extremely low in power and area.
Using leading-edge design, analysis, simulation, and measurement techniques, Synopsys delivers exceptional signal integrity and jitter performance that exceeds the PCI Express standard’s electrical specifications. The high-margin, robust PHY architecture tolerates process, voltage and temperature (PVT) manufacturing variations and is implemented with standard CMOS digital process technologies.
Using leading-edge design, analysis, simulation, and measurement techniques, Synopsys delivers exceptional signal integrity and jitter performance that exceeds the PCI Express standard’s electrical specifications. The high-margin, robust PHY architecture tolerates process, voltage and temperature (PVT) manufacturing variations and is implemented with standard CMOS digital process technologies.
Please sign in to view full IP description :
Tech Specs
Part Number | dwc_pcie4phy_samsung |
Short Description | PCIe 4.0 PHY in |
Provider | |
Maturity | Available on request |
Foundry | AMS, Samsung |
Geometry nm | 2, 5, 11, 14 |
Target Process Node | Samsung 14nm, 11nm, SF5A, SF2 - LPU, LPP, SF5A, SF2 |