|
Overview
The PCIe 2.0 PHY IP presents a configurable physical layer (PHY) IP solution tailored for Consumer Electronics. It combines mixed signal circuits to facilitate data transfer speeds of both 2.5GT/s and 5.0GT/s, adhering to PCIe 2.0 basic standards. Comprising two layers, namely the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), it seamlessly interfaces with the PCIe 2.0 MAC layer through the standard PIPE-3.0 interface.
Please sign in to view full IP description :
Tech Specs
Part Number | PCIe 2.0 Serdes PHY IP in 28HPC |
Short Description | PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC |
Provider | |
Maturity | In Production |
Foundry | UMC |
Geometry nm | 28 |
Target Process Node | UMC 28HPC |