|
|
Overview
R-Stratus-LPRR is an updated release of cache controller for MCU based on Non Volatile Memories (NVM) like eFlash or EEPROM.
R-Stratus LPRR update consist in retainin the last 4x cache line accessed thus increasing the number of Hit 0 (get data from cache) ratio vs Hit 1 (read tag before getting data from cache). It provides the twofold advantage of speed improvement and of power consumption minimization. It is AMBA 3 AHB-lite compliant.
R-Stratus LPRR update consist in retainin the last 4x cache line accessed thus increasing the number of Hit 0 (get data from cache) ratio vs Hit 1 (read tag before getting data from cache). It provides the twofold advantage of speed improvement and of power consumption minimization. It is AMBA 3 AHB-lite compliant.
Please sign in to view full IP description :
Tech Specs
| Part Number | R-Stratus-LPRR_3.8 |
| Short Description | Cache controller including Retention Ready feature for fast CPU wake-up time and very low power consumption |
| Provider |