Memory & Logic Library
 Embedded Memories (1862)
 I/O Library (635)
 Standard cell (637)
Search Silicon IP  
Foundry
 AMS  CSMC  Dongbu
 Fujitsu  GlobalFoundries  GSMC
 HHGrace  IBM  IDM
 LFoundry  MXIC  POWERCHIP
 Samsung  Silterra  SMIC
 STMicroelectronics  TowerJazz  TPSCo
 TSMC  UMC  VIS
 XFAB
Geometry
 2 nm  3 nm  4 nm  5 nm  6 nm  7 nm
 8 nm  10 nm  11 nm  12 nm  13 nm  14 nm
 15 nm  16 nm  18 nm  20 nm  22 nm  25 nm
 28 nm  35 nm  40 nm  45 nm  54 nm  55 nm
 63 nm  65 nm  80 nm  85 nm  90 nm  95 nm
 108 nm  110 nm  130 nm  135 nm  140 nm  150 nm
 152 nm  153 nm  160 nm  180 nm  220 nm  250 nm
 280 nm  300 nm  350 nm  400 nm  450 nm  500 nm
 1340 nm  1370 nm
OK
88 Silicon IP

1
Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 1024 k
sROMet-PHOENIX-uHDeLL_TSMC_90nm_LP_Generator

2
Metal programmable ROM compiler - Memory optimized for low power and high density - compiler range up to 1024 k
dROMet-CASSIOPEIA_TSMC_152nm_LP_Generator

3
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
dROMet-CASSIOPEIA_TSMC_152nm_G_Generator

4
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
dROMet-CASSIOPEIA-DV_TSMC_180nm_G_Generator

5
Metal programmable ROM compiler - Memory optimized for low power and high density - Dual Voltage - compiler range up to 1024 k
dROMet-CASSIOPEIA-DV_TSMC_180nm_eLL_Generator

6
sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
sROMet-TITAN-DV_TSMC_55nm_uLP

7
sROMet compiler - TSMC 40 nm uLPeFlash - Non volatile memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
sROMet-TITAN-DV_TSMC_40nm_uLPeF

8
Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 1024 k
sROMet-PHOENIX-NV.b-SVT.HVT_TSMC_90nm_eF_Generator

9
Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 256 k
sROMet-HAUMEA-BCD_TSMC_65nm_LP_Generator

10
Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 256 k
sROMet-CASSIOPEIA-LLA_TSMC_130nm_BCD_Generator

11
Metal programmable ROM compiler - Memory optimized for low power - Dual Voltage - compiler range up to 1024 k
sROMet-CASSIOPEIA-LLA-DV_TSMC_130nm_G_Generator

12
Metal programmable ROM compiler - Non volitile memory optimized for low power - compiler range up to 256 k
sROMet-CASSIOPEIA-LLA_TSMC_130nm_BCDPlus

13
sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
sROMet-TITAN_TSMC_55nm_HV

14
High Performance/Low Power Metal Programmable ROM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF
dti_tsmc90nm_rom_compiler

15
High Performance/Low Power/Ultra Low Power Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process HP/HPC/HPC+/HPL/HPM/LP/ULP
dti_tsmc28nm_rom_compiler

16
Low Power Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process GP/LP
dti_tsmc65nm_rom_compiler

17
Low Power/Ultra Low Power Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process G/LP/LP_eDRAM/ULP/ULPEF
dti_tsmc40nm_rom_compiler

18
Low Power/Ultra Low Power Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process GP/LP/LPEF/ULP/ULPEF
dti_tsmc55nm_rom_compiler

19
Metal Programmable ROM Compiler with Row/Column Redundancy Option, supports process G/LV
dti_tsmc130nm_rom_compiler

20
Metal Programmable ROM Compiler with Row/Column Redundancy Option, supports process GC
dti_tsmc80nm_rom_compiler

21
Ultra Low Leakage/Ultra Low Power Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process ULL/ULP
dti_tsmc22nm_rom_compiler

22
Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process FF
dti_tsmc5nm_rom_compiler

23
Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process FF
dti_tsmc6nm_rom_compiler

24
Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process FF+GL/FF+LL/FFC
dti_tsmc16nm_rom_compiler

25
Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process FF/FF+
dti_tsmc7nm_rom_compiler

26
Via Programmable ROM Compiler with Row/Column Redundancy Option, supports process FFC/FFC+
dti_tsmc12nm_rom_compiler

27
HJTC 0.11um uLL/pFlash via1 ROM memory compiler.
FSR4L_A_SP

28
ROM Compiler IP, UMC 0.11um CIS process
FSR0I_A_SP

29
ROM Compiler IP, UMC 0.11um EEPROM process
FSR0A_A_SK

30
ROM Compiler IP, UMC 0.11um eFlash/HS process
FSR0F_C_SP

31
ROM Compiler IP, UMC 0.11um HS/AE process
FSR0B_D_SP

32
ROM Compiler IP, UMC 0.11um LL process
FSR0E_A_SK

33
ROM Compiler IP, UMC 0.11um LL process
FSR0P_A_SP

34
ROM Compiler IP, UMC 0.11um LL process
FSR0L_D_SP

35
ROM Compiler IP, UMC 0.11um SP process
FSR0H_D_SP

36
ROM Compiler IP, UMC 0.13um process
FSC0U_D_SP

37
ROM Compiler IP, UMC 0.13um CIS process
FSC0S_A_SP

38
ROM Compiler IP, UMC 0.13um HS/FSG process
FSC0H_D_SP

39
ROM Compiler IP, UMC 0.13um HS/FSG process
FSC0H_L_SP

40
ROM Compiler IP, UMC 0.13um LL process
FSC0L_D_SP

 | 
 Previous Page
 |  1 | 2 | 3 | 
Next Page 
 | 

 Back


I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.