Interconnect, D2D, C2C / Die-to-die IP Catalog

IP-SOC DAYS 2025

IP-SOC DAYS 2024

IP-SOC DAYS 2023

IP-SOC DAYS 2022

IP-SOC DAYS 2021

IP-SOC 2024

IP-SOC 2023

IP-SOC 2022

IP-SOC 2021

Company

D&R China

D&R Events

Videos

Partner Videos D&R Events

- IP-SoC Days 2025
- IP-SoC Days 2024
- IP-SoC Days 2023
- IP-SoC Days 2022
- IP-SoC Days 2021
- IP-SoC 2024
- IP-SoC 2023
- IP-SoC 2022
- IP-SoC 2021

NEWS

Interconnect, D2D, C2C IP Catalog

Chip to Chip (5)

Die-to-die (32)

Intra SoC Connectivity (10)

Network Interconnect (15)

1

2-16Gbps Die-to-Die (D2D) Multi-Protocol IO Supporting BOW, OHBI and UCIe

AresCORE is a market leading extremely low-power, low-latency interface IP designed by Alphawave IP for very high bandwidth connections between two dies that are on the same package.

2

25-112Gbps Extra Short-Reach (XSR) Multi-Standard SerDes (MSS)

The Alphawave DieCORE delivers the world s highest density, lowest power die-to-die connectivity solution for MCMs based on OIF XSR/USR serial standards. The DieCORE is a companion IP to the AlphaCOR...

3

D2D PHY (Die-to-Die Interface)

Die-to-Die (D2D) PHY IP is based on HBM electrical specification and will also be compatible with upcoming interface standards. It is used specifically for heterogenous chiplet solutions in wired comm...

4

D2D Controller IP (Die-to-Die Interface)

OpenFive s Die-to-Die (D2D) Controller IP is targeted for heterogenous chiplet solutions in wired communications, AI and HPC applications. With recent advances in package technologies, it is possible ...

5

DesignWare Die-to-Die Controller IP with AXI Interface

The DesignWare Die-to-Die Controller IP, optimized for latency, bandwidth, power and area, enables efficient inter-die connectivity in server, AI accelerator, networking and high-performance comput...

6

DesignWare Die-to-Die Controller IP with AXI Interface

The DesignWare Die-to-Die Controller IP, optimized for latency, bandwidth, power and area, enables efficient inter-die connectivity in server, AI accelerator, networking and high-performance computing...

7

DesignWare Die-to-Die PHY IP in TSMC N7 Process

The DesignWare Die-to-Die PHY IP enables high-bandwidth ultra and extra short reach interfaces in multi-chip modules (MCMs) for hyperscale data center, AI, and networking applications. The low-latency...

8

16G UCIe Advanced PHY for TSMC 3nm

UCIe enables chiplet industry standard interoperability combined with ultra-low latency, extreme power efficiency, and high performance bandwidth for die-to-die link interconnectivity

9

16G UCIe Standard PHY for TSMC 3nm

UCIe enables chiplet industry standard interoperability combined with ultra-low latency, extreme power efficiency, and high performance bandwidth for die-to-die link interconnectivity

10

16G UCIe Standard PHY for TSMC 7nm

UCIe enables chiplet industry standard interoperability combined with ultra-low latency, extreme power efficiency, and high performance bandwidth for die-to-die link interconnectivity

11

40G Ultralink D2D PHY for GF12LP+

Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity

12

40G Ultralink D2D PHY for Samsung 7LPP

Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity

13

40G Ultralink D2D PHY for TSMC 3nm

Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity

14

40G Ultralink D2D PHY for TSMC 5nm

Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity

15

40G Ultralink D2D PHY for TSMC 7nm

Proprietary chiplet interconnect solution with high-performance, high-bandwidth, and long reach die-to-die link connectivity

16

Universal Chiplet Interconnect Express (UCIe 1.0) Controller

Ultra-low latency UCIe controller for standard industry chiplet interoperability on streaming, PCIe, and CXL protocols

17

Multi-Die interLink (GLink 2.3) IP

GUC multi-die interLink (GLink) IP provides world’s best class solution for high-bandwidth, low-power, low-latency multi-channel interconnection in a package for applications such as High Performance ...

18

TSMC CLN6FF/7FF Die-to-Die Interface PHY

IGAD2DX01A is a high speed die-to-die interface PHY which transmits data through INFO RDL channels. IGAD2DX01A contains 32 Tx lanes and 32 Rx lanes per slice and supports 8 slices in one PHY. Each Tx/...

19

2GBps Low Power D2D Interface

Custom die-to-die high-speed interface in 28nm process technology. The I/O cells are defined as TX only, and RX only, and have two modes of operation, standard full rail to swing, or a custom low nois...

20

600MBps Low Power D2D Interface in 16nm

Custom die-to-die interface in 16nm process technology. The I/O cell is bi-directional and has two modes of operation: standard rail-to-rail swing or a custom low-noise pseudo-differential interface. ...

21

Analog I/O + ESD protection for Die-2-die interfaces

Analog I/OS and power line ESD solutions All voltage domains (0.75V to 5V) Additional voltage (e.g. 12V in 28nm proven)

22

BlueLynx Executable Generator Technology

BlueLynx™ technology revolutionizes the game in silicon design and engineering. Using proprietary technology, Blue Cheetah eliminates inefficiencies inherent in traditional silicon design processes while maintaining complete integrity.

23

Bunch of Wires [BoW] PHY IP

Blue Cheetah's Bunch of Wires [BoW] PHY IP design incorporates the maximum benefit of the Open Compute Project's (OCP) inter-chiplet PHY specification, targeting best in class power, performa...

24

Die-to-Die (D2D) Interconnect

Lightweight die-to-die interconnect solution optimized for highest performance with the lowest power and area overhead

25

IPT UCIE-A PHY, Advanced Package

The InPsytech (IPT) UCIe-A PHY is a state-of-the-art physical layer interface, offering industry-leading power efficiency and proven in mass production with major AI/HPC company. Engineered to deliver...

26

IPT UCIE-A PHY, TSMC N5/N4P

The InPsytech (IPT) UCIe-A PHY is a mass-production proven, state-of-the-art physical layer interface designed to provide exceptional performance and efficiency in high-speed data transmission applica...

27

KNiulink Chiplet Solution

Based on the traditional advantages of SerDes and DDR IP, KNiulink Semiconductor has launched a solution that meets the UCIe standard based on local requirements of domestic chip customers. The D2D pr...

28

UCIe 2.0 Controller

The InPsytech UCIe 2.0 (Universal Chiplet Interconnect Express) Controller is a high-performance designe to facilitate efficient communication between Die-to-Die or Chip-to-Chip for AI server, data...

29

UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)

Unleash the power of the new UCIe based RF Chiplet transceiver.

30

UCIe PHY & D2D Adapter

Neuron IP’s UCIe PHY & D2D Adapter IP portfolio includes 32Gbps UCIe-Advanced (UCIe-A) & Standard (UCIe-S) cores as per the latest UCIe v1.1 specification for Chiplet products supporting various appli...

31

33G Die-to-Die SerDes PHY (12nm 16nm)

The AnalogX AXDieIO IP utilizes the silicon-proven AXLinkIO transceiver architecture for die-to-die, in package, type of channel links.

32

Eliyan uses its NuLink technology to develop die-to-die PHY IP products to support multiple standards (including UCIe and BoW) and multiple packaging types (including advanced packaging and standar...

Partner with us

Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.